Charge sharing is one of the main issues in Dynamic logic. Charge stored at the output load is redistributed or shared among capacitance of other transistors which are in evaluation phase.This leads to reduced output level