Intel Corporation interview question

Write the Verilog code for a D-Flip Flop.

Interview Answer

Anonymous

20 Jul 2015

wire d, clk; reg q; always @(posedge clk) q <= d;

1