NVIDIA interview question

Design a*!b+c using minimum mux gates and 0,1