Analog Devices Design Verification Engineer interview questions

NOC : one side we have 3 AHB masters, 1 APB master and other side 3 APB Slaves, 0x0000_0000 to 0x_1000_0000 1st APB SLAVE 0x_4000_0000 to 0x_8000_0000 2nd slave oxC000_0000 to 0xFFFF_FFFF 3rd slave In addition to above imagine AHB master number 3 and APB master will provide error response for address range oxC000_0000 to 0xFFFF_FFFF. Note AHB master number 1 and 2 can still access address range oxC000_0000 to 0xFFFF_FFFF. Write a top_tb for this design ? What are the coverpoints or bins you can write ? What is difference between functional coverage and code coverage? If functional coverage is there, why code coverage is required?

Can you give us some further explanation about the internship you did this year.