Marvell Technology Rtl Design Engineer jobs
63 results in New-Zealand
- 15d
- 30d+
- 13d
- 21d
- 29d
- 29d
- 30d+
- 30d+
- 30d
- 30d
- 30d+
- 30d+
- 30d+
- 29d
- Principal Engineer, ASIC/VLSI Synthesis and DesignSan Diego, CAUS$160K - US$237K (Employer provided)30d+
- 30d+
- 30d+
- 30d+
- 8d
- 13d
- 30d+
- Staff Design Verification Engineer – PCIE/CXL Subsystem COESanta Clara, CAUS$114K - US$171K (Employer provided)30d+
- 29d
- 30d+
- Staff Engineer, ASIC Design/Implementation - LEC/STA/Power AnalysisSan Diego, CAUS$115K - US$170K (Employer provided)30d+
- Senior Staff Engineer, ASIC/VLSI Synthesis and DesignSan Diego, CAUS$136K - US$201K (Employer provided)30d+
- Senior Staff Engineer, ASIC/VLSI Synthesis and DesignIrvine, CAUS$136K - US$201K (Employer provided)30d+
- Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)Santa Clara, CAUS$35.00 - US$70.00 Per hour (Employer provided)21d
- 30d
- 30d+
- Senior Principal Engineer, Micro-architecture and RTLSanta Clara, CAUS$182K - US$273K (Employer provided)30d+
- Principal Engineer, ASIC Design/Implementation - LEC/STA/Power AnalysisSan Diego, CAUS$160K - US$237K (Employer provided)30d+
- 30d+
- 30d+
- Senior Staff Design Verification Engineer – Memory Sub-SystemSanta Clara, CAUS$134K - US$201K (Employer provided)30d+
- 30d+
- Senior Staff Engineer, ASIC Design/Implementation - LEC/STA/Power AnalysisSan Diego, CAUS$136K - US$201K (Employer provided)30d+
- Senior Staff Design Engineer - PCIE/CXL Subsystem COEIrvine, CAUS$136K - US$201K (Employer provided)30d+
- Senior Staff Engineer, ASIC Design/Implementation -- LEC/STA/Power AnalysisIrvine, CAUS$136K - US$201K (Employer provided)30d+
- 30d+