Pragmatic interview question

Write a FSM for a sequence detector in Verilog/SystemVerilog