Schweitzer Engineering Laboratories interview question

Verilog basic questions, Timing questions, Synthesis based, System verilog questions, Adders, Logic design. In short tried to understand my basics for all the skills. Was able to answer most of the questions.