Infineon Technologies interview question

They asked about computer architecture concepts related to RISC-V, pipelining, logic implementation and approach. Hazards in pipelining how you can resolve it?