Veriest interview question

SystemVerilog basics and UVM basics