AMD interview question

C++ coding for LRU policy in cache memory design