Xilinx interview question

FSM question and System Verilog code for it